

Exhibit A to

**Petition for Extension of Time, Interview Summary
and Response to Office Action**

SDRAM Product Guide

February. 2004

Memory Division

Pin

Pin	Symbol	Parameter
1	K	SAMSUNG Memory
2	4	DRAM
3	S	Product
4	X	Density & Refresh
5	X	Density & Refresh
6	X	Density & Refresh
7	X	Density & Refresh
8	X	Organization
9	-	Speed
10	X	Temperature & Power
11	X	Package Type
12	X	Revision
13	X	Interface (V _{DD} , V _{DDQ})
14	X	Bank

2 : LVTTTL (3.3V, 3.3V)

B. SDRAM Component Product Guide

Density	Banks	Part Number	Power ^{*1} (-C/-L) & Speed ^{*2}	Org.	Interface	Ref.	Power (V)	PKG. ^{*3}	Avail.
16Mb H-die	2Banks	K4S161622H	TC55/C60/C70/C80	1Mx16	LVTTTL	2K	3.3 ± 0.3V	50pin TSOP(II)	Now
64Mb H-die	4Banks	K4S640432H	TC75 TL75	16M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S640832H	TC75 TL75	8M x 8					Now
		K4S641632H	TC60/C70/C75 TL60/L70/L75	4M x 16					Now
		K4S643232H	TC50/C55/C60/C70 TL50/L55/L60/L70	2M x 32				86pin TSOP(II)	Now
128Mb E-die	4Banks	K4S280432E	TC75 TL75	32M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S280832E	TC75 TL75	16M x 8					Now
		K4S281632E	TC60/C75 TL60/L75	8M x 16					Now
128Mb F-die	4Banks	K4S280432F	TC75 TL75	32M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S280832F	TC75 TL75	16M x 8					Now
		K4S281632F	TC60/C75 TL60/L75	8M x 16					Now
256Mb E-die	4Banks	K4S560432E	TC75 TL75	64M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
			NC75 NL75					54pin sTSOP(II)	Now
		K4S560832E	TC75 TL75	32M x 8				54pin TSOP(II)	Now
			NC75 NL75					54pin sTSOP(II)	Now
		K4S561632E	TC60/C75 TL60/L75	16M x 16				54pin TSOP(II)	Now
Stacked 512Mb E-die	4Banks	K4S510632E	TC75 TL75	128M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin Stack TSOP(II)	Now
		K4S510732E	TC75 TL75	64M x 8					Now
512Mb B-die	4Banks	K4S510432B	TC75 TL75	128M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S510832B	TC75 TL75	64M x 8					Now
		K4S511632B	TC75 TL75	32M x 16					Now
Stacked 1Gb B-die	4Banks	K4S1G0732B	TC75 TL75	128M x 8	LVTTTL	8K	3.3 ± 0.3V	54pin Stack TSOP(II)	April '04

Note 1:

Temperature and Power	Description
C	Commercial Temperature, Normal Power
L	Commercial Temperature, Low Power

Note 3:

T : TSOP(II)
N : sTSOP(II)

Note 2:

Speed	Description
80	8.0 ns (125Mhz @ CL=3)
75	PC133 (133Mhz @ CL=3)
70	7.0 ns (143Mhz @ CL=3)
60	6.0 ns (166Mhz @ CL=3)
55	5.5 ns (183Mhz @ CL=3)
50	5.0 ns (200Mhz @ CL=3)

* All products have backward compatibility with PC100.

C. Lead-Free SDRAM Component Product Guide

Density	Banks	Part Number	Power ¹ (-C/-L) ¹ & Speed ²	Org.	Interface	Ref.	Power (V)	PKG ³	Avail.
16Mb H-die	2Banks	K4S161622H	UC55/C60/C70/C80	1Mx16	LVTTTL	2K	3.3 ± 0.3V	50pin TSOP(II)	Now
64Mb H-die	4Banks	K4S640432H	UC75 UL75	16M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S640832H	UC75 UL75	8M x 8					Now
		K4S641632H	UC60/C70/C75 UL60/L70/L75	4M x 16					Now
		K4S643232H	UC50/C55/C60/C70 UL50/L55/L60/L70	2M x 32				86pin TSOP(II)	Now
128Mb E-die	4Banks	K4S280432E	UC75 UL75	32M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S280832E	UC75 UL75	16M x 8					Now
		K4S281632E	UC60/C75 UL60/L75	8M x 16					Now
128Mb F-die	4Banks	K4S280432F	UC75 UL75	32M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S280832F	UC75 UL75	16M x 8					Now
		K4S281632F	UC60/C75 UL60/L75	8M x 16					Now
256Mb E-die	4Banks	K4S560432E	UC75 UL75	64M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
			VC75 VL75					54pin sTSOP(II)	Now
		K4S560832E	UC75 UL75	32M x 8				54pin TSOP(II)	Now
			VC75 VL75					54pin sTSOP(II)	Now
		K4S561632E	UC60/C75 UL60/L75	16M x 16				54pin TSOP(II)	Now
Stacked 512Mb E-die	4Banks	K4S510632E	UC75 UL75	128M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin Stack TSOP(II)	Now
		K4S510732E	UC75 UL75	64M x 16					Now
512Mb B-die	4Banks	K4S510432B	UC75 UL75	128M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S510832B	UC75 UL75	64M x 8					Now
		K4S511632B	UC75 UL75	32M x 16					Now
Stacked 1Gb B-die	4Banks	K4S1G0732B	UC75 UL75	128M x 8	LVTTTL	8K	3.3 ± 0.3V	54pin Stack TSOP(II)	April '04

Note 1:

Temperature and Power	Description
C	Commercial Temperature, Normal Power
L	Commercial Temperature, Low Power

Note 3:

U : TSOP(II) (Lead Free)
V : sTSOP(II) (Lead Free)

Note 2:

Speed	Description
80	8.0 ns (125Mhz @ CL=3)
75	PC133 (133Mhz @ CL=3)
70	7.0 ns (143Mhz @ CL=3)
60	6.0 ns (166Mhz @ CL=3)
55	5.5 ns (183Mhz @ CL=3)
50	5.0 ns (200Mhz @ CL=3)

* All products have backward compatibility PC100.

D. Industrial Temperature SDRAM Component Product Guide

Density	Banks	Part Number	Power ^{*1} (-C/-L) & Speed ^{*2}	Org.	Interface	Ref.	Power (V)	PKG. ^{*3}	Avail.
64Mb H-die	4Banks	K4S640432H	TI75 TP75	16M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S640832H	TI75 TP75	8M x 8					Now
		K4S641632H	TI60/I70/I75 TP60/P70/P75	4M x 16					Now
		K4S643232H	TI50/I55/I60/I70 TP50/P55/P60/P70	2M x 32				86pin TSOP(II)	Now
128Mb F-die	4Banks	K4S281632F	TI60/I75 TP60/P75	8M x 16	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
256Mb E-die	4Banks	K4S560432E	TI75 TP75	64M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S560832E	TI75 TP75	32M x 8				54pin TSOP(II)	Now
		K4S561632E	TI60/I75 TP60/P75	16M x 16				54pin TSOP(II)	Now

E. Industrial Temperature & Lead-Free SDRAM Component Product Guide

Density	Banks	Part Number	Power ^{*1} (-C/-L) & Speed ^{*2}	Org.	Interface	Ref.	Power (V)	PKG. ^{*3}	Avail.
64Mb H-die	4Banks	K4S640432H	UI75 UP75	16M x 4	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S640832H	UI75 UP75	8M x 8					Now
		K4S641632H	UI60/I70/I75 UP60/P70/P75	4M x 16					Now
		K4S643232H	UI50/I55/I60/I70 UP50/P55/P60/P70	2M x 32				86pin TSOP(II)	Now
128Mb F-die	4Banks	K4S281632F	UI60/I75 UP60/P75	8M x 16	LVTTTL	4K	3.3 ± 0.3V	54pin TSOP(II)	Now
256Mb E-die	4Banks	K4S560432E	UI75 UP75	64M x 4	LVTTTL	8K	3.3 ± 0.3V	54pin TSOP(II)	Now
		K4S560832E	UI75 UP75	32M x 8				54pin TSOP(II)	Now
		K4S561632E	UI60/I75 UP60/P75	16M x 16				54pin TSOP(II)	Now

Note 1:

Temperature and Power	Description
I	Industrial Temperature, Normal Power
P	Industrial Temperature, Low Power

Note 3:


T : TSOP(II)
U : TSOP(II) (Lead Free)

Note 2:

Speed	Description
80	8.0 ns (125Mhz @ CL=3)
75	PC133 (133Mhz @ CL=3)
70	7.0 ns (143Mhz @ CL=3)
60	6.0 ns (166Mhz @ CL=3)
55	5.5 ns (183Mhz @ CL=3)
50	5.0 ns (200Mhz @ CL=3)

* All products have backward compatibility PC100.

F. SDRAM Module Ordering Information



1. Memory Module : M

2. DIMM Configuration

- 3 : DIMM
4 : SODIMM

3. Data Bits

- 63 : x63 PC100 / PC133 μ SODIMM
with SPD for 144pin
64 : x64 PC100 / PC133 SODIMM
with SPD for 144pin (Intel/JEDEC)
66 : x64 Unbuffered DIMM
with SPD for 144pin/168pin (Intel/JEDEC)
74 : x72 /ECC Unbuffered DIMM
with SPD for 168pin (Intel/JEDEC)
77 : x72 /ECC PLL + Register DIMM
with SPD for 168pin (Intel PC100)
90 : x72 /ECC PLL + Register DIMM
with SPD for 168pin (JEDEC PC133)

4. Feature

- S : SDRAM

5. Depth

- 16 : 16M
32 : 32M
64 : 64M
28 : 128M
56 : 256M
09 : 8M (for 128Mb/512Mb)
17 : 16M (for 128Mb/512Mb)
33 : 32M (for 128Mb/512Mb)
65 : 64M (for 128Mb/512Mb)
29 : 128M (for 128Mb/512Mb)
59 : 256M (for 128Mb/512Mb)

6. Refresh, # of Banks in comp. & Interface

- 2 : 4K/ 64ms Ref., 4Banks & LVTTTL
5 : 8K/ 64ms Ref., 4Banks & LVTTTL

7. Composition Component

- 0 : x 4
3 : x 8
4 : x16
8 : x 4 Stack (Flexframe)
9 : x 8 Stack (Flexframe)

8. Component Revision

- M : 1st Gen. A : 2nd Gen.
B : 3rd Gen. C : 4th Gen.
D : 5th Gen. E : 6th Gen.
F : 7th Gen. H : 9h Gen.

9. Package

- T : TSOP(II) (400mil)
N : sTSOP(II) (400mil)
U : TSOP(II) Pb-free (400mil)
V : sTSOP(II) Pb-free (400mil)

10. PCB Revision & Type

- 0 : Mother PCB 1 : 1st Rev.
2 : 2nd Rev. 3 : 3rd Rev.
U : Low Profile DIMM S : 4Layer PCB.

11. Power

- C : Commercial Normal (0°C ~ 70°C)
L : Commercial Low (0°C ~ 70°C)

12. Speed (Default CL= 3)

- 7A : PC133 (133MHz CL=3/PC100 CL2)

G. SDRAM Module Product Guide

Org.	Density	Part No.	Speed	Composition	Comp. Version	Power (V)	Internal Banks	External Banks	Feature	Avail.
168pin PC133 Registered DIMM										
16Mx72	128MB	M390S1723ET1	C7A	16M x 8 * 9 pcs	128Mb 6th	3.3 V	4	1	DS, 1500mil	Now
		M390S1723ETU	C7A	16M x 8 * 9 pcs	128Mb 6th			1	DS, 1200mil	Now
		M390S1723FT1	C7A	16M x 8 * 9 pcs	128Mb 7th			1	DS, 1500mil	Now
		M390S1723FTU	C7A	16M x 8 * 9 pcs	128Mb 7th			1	DS, 1200mil	Now
32Mx72	256MB	M390S3320ET1	C7A	32M x 4 * 18 pcs	128Mb 6th			1	DS, 1700mil	Now
		M390S3320ETU	C7A	32M x 4 * 18 pcs	128Mb 6th			1	DS, 1200mil	Now
		M390S3323ET1	C7A	16M x 8 * 18 pcs	128Mb 6th			2	DS, 1700mil	Now
		M390S3320FT1	C7A	32M x 4 * 18 pcs	128Mb 7th			1	DS, 1700mil	Now
		M390S3320FTU	C7A	32M x 4 * 18 pcs	128Mb 7th			1	DS, 1200mil	Now
		M390S3323FT1	C7A	16M x 8 * 18 pcs	128Mb 7th			2	DS, 1700mil	Now
		M390S3253ET1	C7A	32M x 8 * 9 pcs	256Mb 6th			1	DS, 1500mil	Now
		M390S3253ETU	C7A	32M x 8 * 9 pcs	256Mb 6th			1	DS, 1200mil	Now
64Mx72	512MB	M390S6450ET1	C7A	64M x 4 * 18 pcs	256Mb 6th			1	DS, 1700mil	Now
		M390S6450ETU	C7A	64M x 4 * 18 pcs	256Mb 6th			1	DS, 1200mil	Now
		M390S6453ET1	C7A	32M x 8 * 18 pcs	256Mb 6th			2	DS, 1700mil	Now
		M390S6553BT1	C7A	64M x 8 * 9 pcs	512Mb 3rd			1	DS, 1500mil	Now
		M390S6553BTU	C7A	64M x 8 * 9 pcs	512Mb 3rd			1	DS, 1200mil	Now
128Mx72	1GB	M390S2858ET1	C7A	St. 128M x 4 * 18 pcs	256Mb 6th			2	DS, 1700mil	Now
		M390S2858ETU	C7A	St. 128M x 4 * 18 pcs	256Mb 6th			2	DS, 1200mil	Now
		M390S2953BT1	C7A	64M x 8 * 18 pcs	512Mb 3rd			2	DS, 1700mil	Now
		M390S2950BT1	C7A	128M x 4 * 18 pcs	512Mb 3rd			1	DS, 1700mil	Now
		M390S2950BTU	C7A	128M x 4 * 18 pcs	512Mb 3rd			1	DS, 1200mil	Now
256Mx72	2GB	M390S5658BT1	C7A	St. 256M x 4 * 18 pcs	512Mb 3rd			2	DS, 1700mil	May '04
		M390S5658BTU	C7A	St. 256M x 4 * 18 pcs	512Mb 3rd			2	DS, 1200mil	


G. SDRAM Module Product Guide (Continued)

Org.	Density	Part No.	Speed	Composition	Comp. Version	Power (V)	Internal Banks	External Banks	Feature	Avail.
168pin PC133 Unbuffered DIMM										
8Mx64	64MB	M366S0924ETS	C7A / L7A	8M x 16 * 4 pcs	128Mb 6th	3.3V	4	1	SS, 1000mil	Now
		M366S0924FTS	C7A	8M x 16 * 4 pcs	128Mb 7th				SS, 1000mil	Now
16Mx64	128MB	M366S1723ETS	C7A / L7A	16M x 8 * 8 pcs	128Mb 6th				SS, 1375mil	Now
		M366S1723ETU	C7A / L7A	16M x 8 * 8 pcs	128Mb 6th				SS, 1125mil	Now
		M366S1723FTS	C7A	16M x 8 * 8 pcs	128Mb 7th				SS, 1375mil	Now
		M366S1723FTU	C7A	16M x 8 * 8 pcs	128Mb 7th				SS, 1125mil	Now
		M366S1654ETS	C7A	16M x 16 * 4 pcs	256Mb 6th				SS, 1000mil	Now
		M374S1723ETS	C7A / L7A	16M x 8 * 9 pcs	128Mb 6th				SS, 1375mil	Now
16Mx72		M374S1723ETU	C7A / L7A	16M x 8 * 9 pcs	128Mb 6th				SS, 1125mil	Now
		M374S1723FTS	C7A	16M x 8 * 9 pcs	128Mb 7th				SS, 1375mil	Now
		M374S1723FTU	C7A	16M x 8 * 9 pcs	128Mb 7th				SS, 1125mil	Now
		M374S1723FTU	C7A	16M x 8 * 9 pcs	128Mb 7th				SS, 1125mil	Now
32Mx64		M366S3323ETS	C7A	16M x 8 * 16 pcs	128Mb 6th				2 DS, 1375mil	Now
		M366S3323ETU	C7A	16M x 8 * 16 pcs	128Mb 6th				2 DS, 1125mil	Now
		M366S3323FTS	C7A	16M x 8 * 16 pcs	128Mb 7th				2 DS, 1375mil	Now
		M366S3323FTU	C7A	16M x 8 * 16 pcs	128Mb 7th				2 DS, 1125mil	Now
		M366S3253ETS	C7A	32M x 8 * 8 pcs	256Mb 6th				1 SS, 1375mil	Now
		M366S3253ETU	C7A	32M x 8 * 8 pcs	256Mb 6th				1 SS, 1125mil	Now
32Mx72		M366S3354BTS	C7A	32M x 16 * 4 pcs	512Mb 3rd				1 SS, 1000mil	Now
		M374S3323ETS	C7A	16M x 8 * 18 pcs	128Mb 6th				2 DS, 1375mil	Now
		M374S3323ETU	C7A	16M x 8 * 18 pcs	128Mb 6th				2 DS, 1125mil	Now
		M374S3323FTS	C7A	16M x 8 * 18 pcs	128Mb 7th				2 DS, 1375mil	Now
		M374S3323FTU	C7A	16M x 8 * 18 pcs	128Mb 7th				2 DS, 1125mil	Now
		M374S3253ETS	C7A	32M x 8 * 9 pcs	256Mb 6th				1 SS, 1375mil	Now
64Mx64		M374S3253ETU	C7A	32M x 8 * 9 pcs	256Mb 6th				1 SS, 1125mil	Now
		M366S6453ETS	C7A	32M x 8 * 16 pcs	256Mb 6th				2 DS, 1375mil	Now
		M366S6453ETU	C7A	32M x 8 * 16 pcs	256Mb 6th				2 DS, 1125mil	Now
		M366S6553BTS	C7A	64M x 8 * 8 pcs	512Mb 3rd				1 DS, 1375mil	Now
		M374S6453ETS	C7A	32M x 8 * 18 pcs	256Mb 6th				2 DS, 1375mil	Now
		M374S6453ETU	C7A	32M x 8 * 18 pcs	256Mb 6th				2 DS, 1125mil	Now
128Mx64	1GB	M374S6553BTS	C7A	64M x 8 * 8 pcs	512Mb 3rd				1 DS, 1375mil	Now
		M374S6553BTS	C7A	64M x 8 * 8 pcs	512Mb 3rd				1 DS, 1375mil	Now
128Mx72		M366S2953BTS	C7A	64M x 8 * 16 pcs	512Mb 3rd				2 DS, 1375mil	Now
		M374S2953BTS	C7A	64M x 8 * 18 pcs	512Mb 3rd				2 DS, 1375mil	Now

G. SDRAM Module Product Guide (Continued)

Org.	Density	Part No.	Speed	Composition	Comp. Version	Power (V)	Internal Banks	External Banks	Feature	Avail.
144pin PC133 SODIMM										
8Mx64	64MB	M464S0924ETS	C7A / L7A	8M x 16 * 4 pcs	128Mb 6th	3.3V	4	1	DS, 1000mil	Now
		M464S0924FTS	C7A / L7A	8M x 16 * 4 pcs	128Mb 7th			1	DS, 1000mil	Now
16Mx64	128MB	M464S1724ETS	C7A / L7A	8M x 16 * 8 pcs	128Mb 6th			2	DS, 1250mil	Now
		M464S1724FTS	C7A / L7A	8M x 16 * 8 pcs	128Mb 7th			2	DS, 1250mil	Now
		M464S1654ETS	C7A / L7A	16M x 16 * 4 pcs	256Mb 6th			1	DS, 1000mil	Now
32Mx64	256MB	M464S3254ETS	C7A / L7A	16M x 16 * 8 pcs	256Mb 6th			2	DS, 1250mil	Now
		M464S3354BTS	C7A / L7A	32M x 16 * 4 pcs	512Mb 3rd			1	DS, 1000mil	Now
64Mx64	512MB	M464S6453EN0	C7A / L7A	32M x 8 * 16 pcs	256Mb 6th			2	DS, 1250mil	Now
		M464S6554BTS	C7A / L7A	32M x 16 * 8 pcs	512Mb 3rd			2	DS, 1250mil	Now
144pin PC133 uSODIMM										
8Mx64	64MB	M463S0924ET1	C7A / L7A	8M x 16 * 4 pcs	128Mb 6th	3.3V	4	1	DS, 1181mil	Now
16Mx64	128MB	M463S1654ET1	C7A / L7A	16M x 16 * 16 pcs	256Mb 6th			1	DS, 1181mil	Now

50pin TSOP(II)



Technical drawing of a multi-pin connector assembly, showing two views: a top view and a side view.

Top View Dimensions:

- Overall width: 22.62 ± 0.10 (MAX) / 0.891
- Pin pitch (center-to-center): 0.25 ± 0.010 (TYP)
- Pin diameter: 0.16 ± 0.005
- Pin length: 11.76 ± 0.20 / 0.463 ± 0.008
- Pin positions: #1, #27, #28, #54

Side View Dimensions:

- Overall height: 0.45 ± 0.075 / 0.018 ± 0.030
- Pin diameter: 0.16 ± 0.005
- Pin length: 11.76 ± 0.20 / 0.463 ± 0.008
- Pin positions: #1, #27, #28, #54

Bottom View Dimensions:


- Overall width: 22.22 ± 0.10 / 0.875 ± 0.004
- Pin pitch (center-to-center): 0.25 ± 0.010 (TYP)
- Pin diameter: 0.16 ± 0.005
- Pin length: 11.76 ± 0.20 / 0.463 ± 0.008
- Pin positions: #1, #27, #28, #54

Notes:


- 0-8°C
- 0.10 MAX / 0.004
- 0.71 (0.028)
- 0.30 ± 0.10 / -0.05 / 0.012 ± 0.004 / -0.002
- 0.80 / 0.0315
- 0.21 ± 0.05 / 0.008 ± 0.002
- 1.00 ± 0.10 / 0.039 ± 0.004
- 1.20 MAX / 0.047
- 0.05 MIN / 0.002

H. Package Dimension (Continued)

86pin TSOP(II)




54pin sTSOP(II) 300




H. Package Dimension (Continued)

54pin TSOP(II) Stack Single CKE



54pin TSOP(II) Stack Dual CKE



For further information,

(16Mb, 64Mb, 128Mb SDR)	juyeon	@sec.samsung.com, Tel : 82-31-208-6429
(256Mb, 512Mb SDR)	mcshin	@sec.samsung.com, Tel : 82-31-208-6435
(256Mb, 512Mb SDR)	eykong	@sec.samsung.com, Tel : 82-31-208-6436
(Datasheet)	hana	@sec.samsung.com, Tel : 82-31-208-6365
(General)	JLEE	@sec.samsung.com, Tel : 82-31-208-6432

SDRAM Device Operations

* Samsung Electronics reserves the right to change products or specification without notice.



ELECTRONICS

DEVICE OPERATIONS

CMOS SDRAM

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0..BA1	Ar..Ar/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	RFU	W.B.L	TM	CAS Latency			BT	Burst Length			

Test Mode			CAS Latency				Burst Type		Burst Length				
A9	A7	Type	A9	A8	A7	Latency	A9	Type	A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

*** Full Page Length**

16Mb : x16 (256)
 64Mb : x4 (1024), x8 (512), x16 (256), x32 (256)
 128Mb : x4 (2048), x8 (1024), x16 (512)
 256Mb : x4 (2048), x8 (1024), x16 (512)

Note : 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

B. POWER UP SEQUENCE

1. Apply power to VDD and VDDQ simultaneously . And start clock.
 2. Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
 4. Issue precharge commands for all banks of the devices.
 5. Issue 2 or more auto-refresh commands.
 6. Issue a mode register set command to initialize the mode register.
 cf.) Sequence of 4 & 5 is regardless of the order.
- The device is now ready for normal operation.

Note : 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

DEVICE OPERATIONS

CMOS SDRAM

C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial Address		Sequential				Interleave			
A1	A0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

2. BURST LENGTH = 8

Initial Address			Sequential								Interleave							
A2	A1	A0																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

SAMSUNG

ELECTRONICS

D. DEVICE OPERATIONS

ADDRESSES of 16Mb

BANK ADDRESSES (BA)

: In case x 16

This SDRAM is organized as two independent banks of 524,288 words x 16 bits memory arrays. The BA input is latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank select BA is latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A10/AP)

: In case x 16

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0 ~ A10/AP). The 11 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA during bank activate command. The 8 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA during read or write command.

ADDRESSES of 64Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 4,194,304 words x 4 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as four independent banks of 2,097,152 words x 8 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESSES of 64Mb (Continued)

BANK ADDRESSES (BA0 ~ BA1)

: In case x 32

This SDRAM is organized as four independent banks of 524,288 words x 32 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 10 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 8

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 9 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 16

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 8 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

ADDRESS INPUTS (A0 ~ A10)

: In case x 32

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0 ~ A10). The 11 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 8 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

D. DEVICE OPERATIONS (continued)

ADDRESSES of 128Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 8,388,608 words x 4 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 4,194,304 words x 8 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 2,097,152 words x 16 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 11 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 8

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 10 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 16

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A0 ~ A11). The 12 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 9 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

ADDRESSES of 256Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 16,777,216 words x 4 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 8,388,608 words x 8 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 4,194,304 words x 16 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 4

The 24 address bits are required to decode the 16,777,216 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 11 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 8

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 10 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 16

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 9 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

D. DEVICE OPERATIONS (continued)

ADDRESSES of 512Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 33,554,432 words x 4 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 16,777,216 words x 8 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 8,388,608 words x 16 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 4

The 25 address bits are required to decode the 33,554,432 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 12 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 8

The 24 address bits are required to decode the 16,777,216 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 11 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

: In case x 16

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 ~ A12). The 13 bit row addresses are latched along with $\overline{\text{RAS}}$ and BA0 ~ BA1 during bank activate command. The 10 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0 ~ BA1 during read or write command.

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between V_{IL} and V_{IH} . During operation with $\overline{\text{CKE}}$ high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and ICC specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are the same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

NOP and DEVICE DESELECT

When $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting $\overline{\text{CS}}$ high. $\overline{\text{CS}}$ high disables the command decoder so that $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and all the address inputs are ignored.

D. DEVICE OPERATIONS (continued)

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to \overline{OE} during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins $A_0 \sim A_n$ and $BA_0 \sim BA_1$ in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses $A_0 \sim A_2$, burst type uses A_3 , CAS latency (read latency from column address) use $A_4 \sim A_6$, vendor specific options or test mode use $A_7 \sim A_8$, $A_{10}/AP \sim A_n$ and $BA_0 \sim BA_1$. The write burst length is programmed using A_9 . $A_7 \sim A_8$, $A_{10}/AP \sim A_n$ and $BA_0 \sim BA_1$ must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on \overline{RAS} and \overline{CS} with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of $trcd(min)$ from the time of bank activation. $trcd$ is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing $trcd(min)$ with cycle time of the clock and then rounding off the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before another bank can be sensed reliably. $trrd(min)$ specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to $trcd$ specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by $tras(min)$. Every SDRAM bank activate command must satisfy $tras(min)$ specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by $tras(max)$. The number of cycles for both $tras(min)$ and $tras(max)$ can be calculated similar to $trcd$ specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on \overline{CS} and \overline{CAS} with \overline{WE} being high on the positive edge of the clock. The bank must be active for at least $trcd(min)$ before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed.

D. DEVICE OPERATIONS (continued)

The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on \overline{CS} , \overline{CAS} and \overline{WE} with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and precharging the bank $trdL$ after the last data input to be written into the active row. See DQM OPERATION also.

ALL BANKS PRECHARGE

All banks can be precharged at the same time by using Precharge all command. Asserting low on \overline{CS} , \overline{RAS} , and \overline{WE} with high on A_{10}/AP after all banks have satisfied $trAs(min)$ requirement, performs precharge on all banks. At the end of trP after performing precharge to all the banks, all banks are in idle state.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on \overline{CS} , \overline{RAS} , \overline{WE} and A_{10}/AP with valid $BA_0 \sim BA_1$ of the bank to be precharged. The precharge command can be asserted anytime after $trAs(min)$ is satisfied from the bank active command in the desired bank. trP is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing trP with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by $trAs(max)$. Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy $trAs(min)$ and " trP " for the programmed burst length and \overline{CAS} latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A_{10}/AP . If burst read or burst write by asserting high on A_{10}/AP , the bank is left active until a new command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

AUTO REFRESH

The storage cells of 64Mb, 128Mb and 256Mb SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on \overline{CS} , \overline{RAS} and \overline{CAS} with high on \overline{CKE} and \overline{WE} . The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (\overline{CKE} is high in the previous cycle).

D. DEVICE OPERATIONS (continued)

The time required to complete the auto refresh operation is specified by $t_{RC}(\min)$. The minimum number of clock cycles required can be calculated by driving t_{RC} with clock cycle time and then rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. All banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The 64Mb and 128Mb SDRAM's auto refresh cycle can be performed once in 15.6 μ s or a burst of 4096 auto refresh cycles once in 64ms. The 256Mb SDRAM's auto refresh cycle can be performed once in 7.8 μ s or a burst of 8192 auto refresh cycles once in 64ms.

SELF REFRESH

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and CKE with high on \overline{WE} . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.


The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of t_{RC} before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 8192 auto refresh cycles for 256Mb and burst 4096 auto refresh cycles for 128Mb and 64Mb immediately after exiting in self refresh mode.

DEVICE OPERATIONS


CMOS SDRAM

E. BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend




2. DQM Operation



- *Note :
1. CKE to CLK disable/enable = 1CLK.
 2. DQM makes data out Hi-Z after 2CLKs which should be masked by CKE "L".
 3. DQM masks both data-in and data-out.

3. CAS Interrupt (I)



Note : 1. By "Interrupt", It is meant to stop burst read/write by external command before the end of burst.

By "CAS Interrupt", to stop burst read/write by CAS access ; read and write.

2. t_{CCD} : CAS to CAS delay. (=1CLK)

3. t_{CDL} : Last data in to new column address delay. (=1CLK)

CMOS SDRAM

The figure contains two sets of timing diagrams, (a) and (b), each showing four command sequences (i, ii, iii, iv) for RD and WR operations. The common parameters are CL=2 and BL=4.

(a) CL=2, BL=4

- CLK:** A periodic clock signal.
- i) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 2.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- ii) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 3.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- iii) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 4.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- iv) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 5.
- DQM:** High for the duration of the RD command.
- DQ:** Data Q0 is output during the RD command, followed by Hi-Z, then D0, D1, D2, D3 are output during the WR command.

(b) CL=3, BL=4


- CLK:** A periodic clock signal.
- i) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 2.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- ii) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 3.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- iii) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 4.
- DQM:** High for the duration of the RD command.
- DQ:** Data D0, D1, D2, D3 are output during the RD command.
- iv) CMD:** RD command starts at CLK edge 1, WR command starts at CLK edge 5.
- DQM:** High for the duration of the RD command.
- DQ:** Data Q0 is output during the RD command, followed by Hi-Z, then D0, D1, D2, D3 are output during the WR command.

***Note :** 1. To prevent bus contention, there should be at least one gap between data in and data out.

DEVICE OPERATIONS


CMOS SDRAM

5. Write Interrupted by Precharge & DQM




- *Note :**
1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
 2. To inhibit invalid write, DQM should be issued.
 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.

6. Precharge



7. Auto Precharge




- *Note :**
1. SAMSUNG can support $t_{RDL}=1\text{CLK}$ and $t_{RDL}=2\text{CLK}$ for all memory devices. SAMSUNG recommends $t_{RDL}=2 \text{ CLK}$.
 2. Number of valid output data after row precharge : 1, 2 for CAS Latency = 2, 3 respectively.
 3. The row active command of the precharge bank can be issued after t_{RP} from this point.
The new read/write command of other activated bank can be issued from this point.
At burst read/write with auto precharge, CAS interrupt of the same bank is illegal


SAMSUNG

ELECTRONICS

8. Burst Stop & Interrupted by Precharge



9. MRS



*Note : 1. tBDL : 1 CLK ; Last data in to burst stop delay.


Read or write burst stop command is valid at every burst length.

2. Number of valid output data after row precharge or burst stop : 1, 2 for CAS latency= 2, 3 respectively.


3. PRE : All banks precharge is necessary.

MRS can be issued only at all banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



- *Note :**
1. Active power down : one or more banks active state.
 2. Precharge power down : all banks precharge state.
 3. The auto refresh is the same as CBR refresh of conventional DRAM.
No precharge commands are required after auto refresh command.
During tRC from auto refresh command, any other command can not be accepted.
 4. Before executing auto/self refresh command, all banks must be idle state.
 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
 6. During self refresh mode, refresh interval and refresh operation are performed internally.
After self refresh entry, self refresh mode is kept while CKE is low.
During self refresh mode, all inputs except CKE will be don't cared, and outputs will be in Hi-Z state.
For the time interval of tRC from self refresh exit command, any other command can not be accepted.
Before/After self refresh mode, burst auto refresh cycle (4096 cycles for 64Mb & 128Mb, 8192 cycles for 256Mb) is recommended.

12. About Burst Type Control

Basic MODE	Sequential Counting	At MRS A ₃ = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1, 2, 4, 8 and full page.
	Interleave Counting	At MRS A ₃ = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Random MODE	Random column Access t _{cc0} = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

Basic MODE	1	At MRS A _{2,1,0} = "000". At auto precharge, t _{ras} should not be violated.
	2	At MRS A _{2,1,0} = "001". At auto precharge, t _{ras} should not be violated.
	4	At MRS A _{2,1,0} = "010".
	8	At MRS A _{2,1,0} = "011".
	Full Page	At MRS A _{2,1,0} = "111". Wrap around mode(infinite burst length) should be stopped by burst stop. RAS interrupt or CAS interrupt
Special MODE	BRSW	At MRS A ₉ = "1". Read burst =1, 2, 4, 8, full page write Burst =1 At auto precharge of write, t _{ras} should not be violated.
Random MODE	Burst Stop	t _{bd1} = 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	$\overline{\text{RAS}}$ Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. t _{rd1} = 2 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, $\overline{\text{RAS}}$ interrupt can not be issued.
	$\overline{\text{CAS}}$ Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, $\overline{\text{CAS}}$ interrupt can not be issued.

DEVICE OPERATIONS

CMOS SDRAM

FUNCTION TRUTH TABLE (TABLE 1)

Current State	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	BA	ADDR	ACTION	Note
IDLE	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	2
	L	L	H	H	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	H	L	BA	A10/AP	NOP	4
	L	L	L	H	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
Row Active	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	BA	CA, A10/AP	Begin Read ; latch CA ; determine AP	
	L	H	L	L	BA	CA, A10/AP	Begin Write ; latch CA ; determine AP	
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Precharge	
	L	L	L	X	X	X	ILLEGAL	
Read	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	L	X	X	Term burst → Row active	
	L	H	L	H	BA	CA, A10/AP	Term burst, New Read, Determine AP	
	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Term burst, Precharge timing for Reads	
	L	L	L	X	X	X	ILLEGAL	
Write	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	L	X	X	Term burst → Row active	
	L	H	L	H	BA	CA, A10/AP	Term burst, New read, Determine AP	3
	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Term burst, precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL	
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End → Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End → Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Write with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End → Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End → Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Pre-charging	H	X	X	X	X	X	NOP → Idle after tRP	
	L	H	H	H	X	X	NOP → Idle after tRP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	NOP → Idle after tRP	4

DEVICE OPERATIONS

CMOS SDRAM

FUNCTION TRUTH TABLE (TABLE 1)

Current State	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	BA	ADDR	ACTION	Note
Row Activating	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP → Row Active after trcd	
	L	H	H	H	X	X	NOP → Row Active after trcd	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Refreshing	H	X	X	X	X	X	NOP → Idle after trc	
	L	H	H	X	X	X	NOP → Idle after trc	
	L	H	L	X	X	X	ILLEGAL	
	L	L	H	X	X	X	ILLEGAL	
	L	L	L	X	X	X	ILLEGAL	
Mode Register Accessing	H	X	X	X	X	X	NOP → Idle after 2 clocks	
	L	H	H	H	X	X	NOP → Idle after 2 clocks	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	ILLEGAL	

Abbreviations : RA = Row Address
NOP = No Operation Command

BA = Bank Address
CA = Column Address

AP = Auto Precharge

- *Note :**
1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.
 2. Illegal to bank in specified state ; Function may be legal in the bank indicated by BA, depending on the state of that bank.
 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A10/AP).
 5. Illegal if any bank is not idle.

DEVICE OPERATIONS

CMOS SDRAM

FUNCTION TRUTH TABLE (TABLE 2)

Current State	CKE (n-1)	CKE n	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	ADDR	ACTION	Note
Self Refresh	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Self Refresh → Idle after tRFC (ABI)	6
	L	H	L	H	H	H	X	Exit Self Refresh → Idle after tRFC (ABI)	6
	L	H	L	H	H	L	X	ILLEGAL	
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	NOP (Maintain Self Refresh)	
All Banks Precharge Power Down	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Power Down → ABI	
	L	H	L	H	H	H	X	Exit Power Down → ABI	7
	L	H	L	H	H	L	X	ILLEGAL	7
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	NOP (Maintain Low Power Mode)	
All Banks Idle	H	H	X	X	X	X	X	Refer to Table 1	
	H	L	H	X	X	X	X	Enter Power Down	
	H	L	L	H	H	H	X	Enter Power Down	8
	H	L	L	H	H	L	X	ILLEGAL	8
	H	L	L	H	L	X	X	ILLEGAL	
	H	L	L	L	H	H	RA	Row (& Bank) Active	
	H	L	L	L	L	H	X	Enter Self Refresh	8
	H	L	L	L	L	L	OP Code	Mode Register Access	
Any State other than Listed above	L	L	X	X	X	X	X	NOP	
	H	H	X	X	X	X	X	Refer to Operations in Table 1	
	H	L	X	X	X	X	X	Begin Clock Suspend next cycle	9
	L	H	X	X	X	X	X	Exit Clock Suspend next cycle	9
	L	L	X	X	X	X	X	Maintain Clock Suspend	

Abbreviations : ABI = All Banks Idle, RA = Row Address

*Note : 6. CKE low to high transition is asynchronous.

7. CKE low to high transition is asynchronous if restarts internal clock.

A minimum setup time 1CLK + tss must be satisfied before any command other than exit.

8. Power down and self refresh can be entered only from the both banks idle state.

9. Must be a legal command.